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This paper proposes a biologically-inspired feature ex-
traction method, which consists of coarse region segmen-
tation by a resistive-fuse network and feature extraction by
Gabor wavelet transforms. Their pixel-parallel VLSI im-
plementation based on the pulse modulation circuit archi-
tecture is described, and measurement results of Gabor ﬁl-
ter operation by a test LSI chip with 1-D 20-pixels are pre-
sented.
I. INTRODUCTION
Beyond the Silicon retina [1], in order to mimic the func-
tions of the primary visual cortex, simple feature extraction
by Gabor wavelet transforms should be implemented ﬁrst,
which extract speciﬁc spatial frequency components with
given directions. In the brain, these transforms are per-
formed by the simple cortical cells, and massively parallel
processing is achieved in hypercolumn structures.
However, it is very difﬁcult for presentVLSIs to perform
massively parallel processing with 3-D matrix structures
and interconnections as in the hypercolumn. This situation
is different from the case of retina, which roughly has a
2-D structure. Fabrication technology for 3-D VLSIs is be-
ing developed [2], but it can construct at most several-layer
structures.
In this paper, ﬁrst, we propose a feature extraction
method suitable for the present 2-D structure VLSIs. In
the proposed method, ﬁrst, coarse region segmentation is
performed, where small shades are ignored, and then each
segmented region is extracted, and Gabor wavelet trans-
forms are performed for each extracted region. We brieﬂy
describe the pixel-parallel VLSI implementation based on
our pulse modulation circuit architecture. We focus on the
VLSI implementation of Gabor wavelet transforms, and
describe the results of design and measurement of a test
LSI chip for 1-D Gabor ﬁlters.
II. DESIGN OF A FEATURE EXTRACTION VLSI
SYSTEM
A. Pixel-parallel VLSI implementation
In order to perform information processing in 3-D struc-
tures by 2-D VLSIs, time-division processing should be in-
troduced. We adopt a pixel-parallel architecture, which has
a 2-D processing unit array corresponding to the pixel ar-
ray. This approach is promising because it will make high-
functional vision chips by integrating on-chip image sen-
sors.
Because the ordinary digital circuit approach requires
large circuit area, it is difﬁcult to adopt pixel-parallel ar-
chitecture. In contrast, the analog circuit approach makes
circuit size compact, but from the viewpoint of calculation
precision and controllability, large scale integration of the
pixel units is difﬁcult.
We have proposed a pulse modulation circuit architec-
ture, which has advantages of both digital and analog ap-
proaches [3, 4]. However, even when this architecture
is used, we can only design a VLSI chip with at most
100
￿100 pixels by using the present VLSI technology. In
order to process natural scene images with megapixels, in-
troducing a segmentation process is inevitable.
B. Feature extraction scheme with image segmentation
As biologically-inspired models for image recognition, hi-
erarchical architectures for integrating local features have
been proposed; e.g. Neocognitron [5]. However, this
type of architecture requires large amount of hardware re-
sources.
Here, we do not adopt such architecture. Instead, we
propose a combination of coarse region segmentation and
feature extraction in each segmented region, which is a re-
alistic solution for present VLSI systems.
In this approach, theoriginal imageshouldbe segmented
into recognition target objects, and each object is processed
for recognition. However, precise segmentation requires
the recognition result of the whole image, but it cannot be
obtained before segmentation. To solve this dilemma, we
temporarily segment the image by using brightness of localGabor wavelet extracted area edge data Output
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Figure 1: Feature extraction process of natural scene im-
ages. The target object is human faces.
area, and then try to recognize the segmented region. If a
meaningful result is obtained, we realize that the segmen-
tation succeeded. If not, we redo the segmentation process
with different parameters.
Figure 1 shows the proposed feature extraction process.
The target object is human faces in this case.
1) By using the resistive-fuse network, a gray-level nat-
ural scene image is segmented into some regions
in each of which the pixels have nearly the same
brightness regardless of small parts [6]. For exam-
ple, whole face regions are segmented so that small
parts such as eyes, brows, a nose, a mouth are elimi-
nated.
2) Each segmented region is extracted one by one. For
this process, the nonlinear oscillator networks called
LEGION can be used [7], and weare also developing
a cellular-automaton-type region extraction method,
which can be implemented by digital circuits.
3) Feature extraction is performed for the extracted re-
gions by using Gabor wavelet transforms.
4) The obtained Gabor coefﬁcients are used for the ob-
ject recognition process.
Since the details of the resistive-fuse networks and the
oscillator networks are described in our other papers [6, 7],
the rest of this paper describes VLSI implementation of the
Gabor-ﬁlter.
III. PIXEL-PARALLEL GABOR-TYPE FILTER
CIRCUIT
A. Analog circuit for CNN-based Gabor-type ﬁlters
A 2-D cellular neural network (CNN) circuit performing
Gabor-type ﬁltering as shown in Fig. 2 has been proposed
by B. E. Shi [8]. Each pixel consists of two nodes corre-
sponding to real and imaginary parts of the Gabor coefﬁ-
V(m,n)
r
λ
2In
G2x G2x
G2y
G2y
G1y
G1y
G1y
G1y
G1x
G1x G1x
G1x
G0
G0
-
+
+-
-+
-
+
V(m,n)
i
V(m,n+1)
r
V(m,n-1)
r
V(m+1,n)
r
V(m+1,n)
i
V(m-1,n)
i
V(m-1,n)
r
V(m,n-1)
i
V(m,n+1)
i
Figure 2: 2-D CNN circuit performing Gabor-type ﬁl-
tering, where
￿
￿ is the input for node
￿;
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿,
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿,
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿.
cient. The convolution kernel for pixel coordinate
￿
￿ is
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿
￿ (1)
where
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￿ is a frequency vector with
a speciﬁc direction. This direction is determined by the ra-
tio of
￿
￿
￿ to
￿
￿
￿; i.e.,
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￿, where
￿ is the
angle between the frequency vector and the
￿-axis. This
is a unique and important feature of this circuit. Only by
changing
￿
￿
￿ and
￿
￿
￿, i.e., the conductances of the net-
work, Gabor-type ﬁltering with arbitrary frequencies and
directions can be achieved in this circuit.
An example of numerical simulation results for impulse
responses of the 2-D Gabor-type ﬁlter circuit is shown in
Fig. 3. This result is nearly identical with the mathematical
result obtained from Eq. 1.
B. PWM pixel unit circuit for pixel-parallel
implementation of analog CNNs
In order to implement the analog CNN circuit as shown
in Fig. 2, we have proposed a pixel unit circuit with arbi-
trary nonlinear functions based on pulse modulation tech-
niques [4]. Our pixel unit circuit emulates the operation of
the node in analog CNN circuits by discrete-time dynamics
based on clock operation. A change in each node voltage
is calculated using Kirchhoff’s law, and the steady state is
obtained by repeating the updating process. The dynamics
of pixel node
￿ implemented is
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Figure 3: Impulse response of 2-D Gabor-type ﬁlter circuit
(numerical simulation result).
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Figure 4: Pixel unit circuit using PWM signals. (SF is a
source follower circuit used as an analog buffer, other cir-
cuit blocks are described in the text.)
where
￿
￿ and
￿
￿ are the node voltage and the input volt-
age, respectively;
￿
￿ represents neighbor nodes of
￿ in-
cluding node
￿ itself;
￿ is a constant. Functions
￿
￿
￿
￿
￿
￿ and
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￿
￿ are arbitrary odd functions; although the Gabor-type
ﬁlter circuit requires only linear functions, this pixel unit
circuit can implement arbitrary odd functions as required
for resistive-fuse networks.
Our pixel unit circuit is shown in Fig. 4. Voltages
￿
￿
and
￿
￿ are temporarily stored at capacitors
￿
￿
￿ and
￿
￿
￿,
respectively, and
￿
￿ is updated according to the discrete-
time dynamics. The circuit shown in Fig. 4 is slightly dif-
ferent from the previously proposed one [4]. Since subtrac-
tion circuit SUB directly receives voltage inputs, the pro-
cessing time can be shortened compared with the previous
circuit. The detail of SUB is described in Ref. [6].
The updating process proceeds as follows:
1) Selector SEL selects a set of signals to be calculated,
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Figure 5: Pixel unit circuit layout and micro-photograph of
a part of the PWM CNN test chip.
which corresponds to one term on the right side of
Eq. 2.
2) Circuit SUB calculates the absolute value and the
sign of the difference between the selected two
signals. A pulse-width modulation (PWM) signal
whose pulse width is proportional to the absolute
value appears at node Diff and the sign bit appears
at node Sign. The sign bit determines the updating
direction of
￿
￿.
3) The PWM pulse switches the voltage source
￿
￿
￿
￿
whose voltage waveform in the time domain is
the same as the corresponding (nonlinear) function
(
￿
￿
￿
￿
￿
￿ or
￿
￿
￿
￿
￿). Thus, capacitor
￿
￿ holds the value
of the corresponding term in Eq. 2.
4) The voltage stored in capacitor
￿
￿ is again converted
into a PWM pulse, and it switches the current source
￿
￿ or
￿
￿. Output
￿
￿ is thus updated by the corre-
sponding term.
5) Repeating the above processes,
￿
￿ is updated by an-
other term.
C. Design and measurement results of fabricated test
chip
We designed a PWM pixel unit circuit using 0.6
￿m CMOS
technology, and constructed a 1-D 20-pixel network. The
layout image of the pixel unit circuit and a photograph of
the fabricated chip are shown in Fig. 5. Each pixel has
two unit circuits because the Gabor-type ﬁlter requires two
nodes as described above. The supply voltage was 3.3 V,
and the power consumption was 33
￿W per pixel unit cir-
cuit.
Thischip canalsooperate asa resistive-fusenetwork [6],
here we show the measurement results for Gabor-type ﬁl-ter operation as shown in Fig. 6. This shows an impulse
response for a period (
￿
￿
￿
￿
￿
￿) of 4 pixels, and the con-
vergence time was about 600
￿s. The outputs were nearly
identical with the numerical results. These results veriﬁes
our chip successfully operates as a Gabor-type ﬁlter.
IV. CONCLUSION
We proposed a feature extraction method consisting of
coarse region segmentation by a resistive-fuse network and
feature extraction by Gabor wavelet transforms. The pixel-
parallel VLSI implementation based on the pulse modula-
tion circuit architecture was described. We designed a pixel
unit circuit and a test LSI chip with 1-D 20-pixels using
0.6
￿m CMOS technology,and veriﬁed the basic operation
by measuring the impulse response in the test LSI chip.
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Figure 6: Measurement results of Gabor-type ﬁler com-
posed of the PWM pixel unit circuits: impulse response
when the initial non-zero value is only given at pixel #11.